We propose an all spin state element to enable all spin state machines using spin currents and nanomagnets. We demonstrate via numerical simulations the operation of a state element a critical building block for synchronous, sequential logic computation. The numerical models encompass Landau-Lifshitz-Gilbert (LLG) nanomagnet dynamics with stochastic models and vector spin-transport in metallic magnetic and non-magnetic channels. Combined with all spin combinatorial logic, the state elements can enable synchronous and asynchronous computing elements.
As charge based computing approaches the nano-meter scale [1] [2] [3] [4] , the search for an ultimate switching device for computing is of high importance to ensure the continued scaling in computational efficiency [5] . Several computational state variables including spin [6] [7] [8] , nanomagnetism [9, 10] , orbitronic [11] effects are being explored to enable ultra-low power, normally off and instantly on logic applications. In particular, the spin and magnetic state variables have attracted special attention due to the potential for non-volatile logic and the collective nature of nano-magnetic effects [12, 13] . The spin and magnetic state variables also represent new opportunities for material & interface nano-science [e.g [14] [15] [16] ] and a variety of nano-scale phenomenon [e.g [17] [18] [19] ] which may enable scalable computing for future. However, the spin based computing devices proposed and explored so far lack a critical component for computation, a state element (SE), that enables modern synchronous logic used in microprocessors [20] . In this letter, we propose an all spin state element comprising of nanomagnets interacting via non-local spin currents. We also describe an all spin finite state machine which can be the basis for spin based efficient computing engines.
In this letter, we numerically and theoretically propose a spin state element (SSE) supported by self-consistent nanomagnet and spin transport simulations. The spin transport simulation utilizes vector spin current transport described by 4X4 spin conduction matrices coupled with the dynamics of the nanomagnets. We comprehend the effects of nanomagnetism via a coupled magnetic dynamics simulation with stochastic effects observed at the nano-scale.
We also describe an all spin de-multiplexer (SDM) formed with SSE and an spin state machine (SSM) that employs all spin combinatorial logic elements as well as all spin state elements.
We first provide the arguments for the necessity of an all spin state element (SSE) to perform spin based computing. The necessity of an all spin state element can be described as follows. Most modern microprocessors are essentially comprised of state machines (e.g arithmetic logic units (ALUs)) which are controlled by the instruction sets that switch the state machine (e.g ALU) to the appropriate operating mode [21] . Therefore, adopting a new computational state variable [6] [7] [8] [9] [10] [11] depends on not only developing combinatorial logic elements but also developing the sequential logic elements such as state machines. Central to a state machine is a collection of controlled state elements which store the state of the machine as decided by the control and input variables. However, for efficient operation of the state machine, it is essential to avoid the repeated state variable conversion. Hence, an all spin state element and all spin state machines that operate using spin currents and nanomagnets at all inputs, outputs and control signals are required.
We describe an all spin state machine (SSM) and a general functional diagram of a spin state state machine in Figure 1 The proposed all spin state element comprises of three free magnetic layers and a fixed magnet interacting via spin currents and spin torque exerted by the spin currents [22] . The structure is described in figure 2 . The control input magnet (FM1) accepts a spin current injected from a previous all spin logic state [8] The operation of the device can be described as a non-inverting gate enabled and disabled via a spin current controlled resistor (SCCR). When a spin current comprising of majority electrons with spin parallel/anti-parallel with the fixed magnet (M0) is injected the control magnet (M1), the control magnet responds due to the injected spin torque. The dynamics of the spin torque along with the stochastic nature of the response is described later. The magnets M0 and M1 form a spin current controlled resistor which will be used to control the supply voltage to the non-inverting gate.
The operation of the non-inverting gate for negative supply voltages (inverting gate for positive supply voltages) can be understood as a lateral spin valve with asymmetric spin conditions at the input and output gate [8] . The asymmetric spin conditions can be setup as a result of asymmetric ground conditions or asymmetric spin polarization of the interface or asymmetric areas of overlap with the channels. The non-inverting nature of the gate for a negative supply voltage applied at (Node 3) can be explained as follows: the magnets inject electrons into the channel (from the magnets to the channel, causing a positive current flow from the channel into the magnet). The dominant magnet (e.g FM2 with a larger area of overlap with the channel) sets up a stronger spin voltage (proportional to the spin population density) in the channel under the magnet. A spin current flows from high spin population to low spin population causing a spin current injection into the slave magnet FM3. The inverting nature of the gate can be explained in a similar fashion. However, in the inverting operation, the magnets setup a spin population opposite to their orientation. We will describe the spin current transport dynamics quantitatively later in the article.
We describe an example physical structure of a spin state element comprising of 3D stacked magnetic and non-magnetic metal layers. The example physical device is show in figure   3 where the SCR is formed in the device layer 1 and the controlled non-inverting spin valve is formed in device layer 2. The proposed structure allows for 3D integration for potential scaling path in computational through put per unit area. The device layer 1, comprises of a fixed magnet, spacer (oxide or metal), free magnet assembly as shown in figure 3 . The fixed magnet is created using a multilayer combination formed by a suitable anti-ferro-magnet (AFM), synthetic AF stack (with appropriate spacer for exchange coupling control). A typical layer stacking is (IrMn/CoFe/Ru/CoFeB/Spacer/CoFeB). The free magnet is shown at the bottom of the stack.
Other variants are possible depending on the process flow and integration issues associated with a back end of line process. A short spin flip length material is formed to create the spin scramble layer. The role of the spin scramble layer is to remove any spin polarization of the current applied to the non-inverting gate formed in the device layer 2.
An example physical structure for the controlled non-inverting gate with the input (FM2) and output magnets (FM3) are shown in figure 3 . The non-inverting gate is formed with two free layer magnets (FM2 and FM3) sharing a metallic spin channel (Metal C for e.g made of Cu). The overlap area of the magnets with the channel sets the direction of the information transport. The magnet with the lower overlap with the channel (FM3) acts as the output magnet controlled by the condition of the input magnet. The ground conductance formed by Metal B is chosen such that the current, voltage and energy-delay targets for the device can be optimized.
We now describe the equivalent spin circuit for the spin state element device using a vector spin circuit theory [6] . Vector spin circuit theory models the generation, transport and detection of spin currents using transport models for metallic spin conduction. The equivalent 4X4 conduction elements for the Ferro-magnet (FM) -NM (Normal magnet), spin conduction channel and the SCCR are described in the supplementary material. Figure 5 shows the vector equivalent circuit for a SSE formed with SCCR and a spin logic non-inverting gate. The vector spin conductances G FM0 , G FM1 , G FM2 , and GFM3 describe the spin conduction through the magnets; the spin conduction conductances G SeT , G sfT describe the conduction through the spin channel. We represent the metallic spin channel between node 1 and 2 as a combination of two T-equivalent circuits. The conductance G sfT models the loss of spin current due to spin flip in the channel. The G sfT is such that no charge current flows into the ground (open circuit for charge currents) creating a virtual ground for spin currents only. The nanomagnet conductance is modeled by the spin conductance tensors G FM1 ( ̂1), G FM2 ( ̂2), G FM3 ( ̂3). The spin conductance tensors for the nanomagnets vary according to the vector position of the magnet as decided by the nanomagnet dynamics.
We modeled the combined dynamics of the nanomagnets in the presence of spin transport currents through the channel and the SCCR. We first describe a coupled spin transportmagnetization dynamics model for solving the transient dynamics of the SSE comprehending the vector spin flow and the nanomagnet dynamics. The phenomenological equation describing the dynamics of nanomagnet with a magnetic moment unit vector ( ̂), the modified LandauLifshitz-Gilbert-Slonczewski (LLG) equation [22] , (see Table 1 for parameters) (1) where γ is the electron gyromagnetic ratio; is the free space permeability; ⃗⃗ is the effective magnetic field due to material/geometric/surface anisotropy, with the thermal noise component (23) 
SSE state 1: Disabled state of the SSE:
The simulation of SSE confirms the functionality of the SSE in disabled state under a typical design condition. Both the input and output magnets are effectively disabled using the high impedance state of the controlled resistor. We use the spin scramble layer for providing a scalar (non-spin) voltage as supply voltage to the spin logic unit. The disabled state of SSE can be created by applying a control signal antiparallel to the permanent magnet of the controlled resistor. The disabled state of the SSE is shown in figure 5C where a control signal is applied to the FM1 to set the FM1 magnet in an anti-parallel state to PM. The high resistance state of the PM-FM1 combination disables the lateral spin valve producing the state retention essential for the operation of an SSE. The LSV (and hence the magnets FM2 and FM3) do not respond to the changing supply (which should produce a toggling of the LSV state) or to the input signals at FM2. Figure 5A shows the state of the input (FM2) and output (FM3) magnets where the output magnet is decoupled from any logic state changes. The spin and charge voltages at the node 3, is shown in in figure 6B . The effect of the spin scrambling layer can be seen to remove the residual spin voltage at node 3 close to zero. This is essential in order to obtain a balanced operation of parallel to PM), the LSV operates as a non-inverting gate and the output magnet responds to change its position to logic 1 ( ̂ =-̂) at 1 ns. Hence, the SSE fulfills the truth table shown in figure 1C acting as a inverting/non-inverting gate controlled by the control signal applied to FM1.
In conclusion, we describe an all spin state element employing spin currents and nanomagnets.
An all spin state element is a critical enabling component to build a state machine which is the building blocks for all modern computing elements. Combined with all spin combinatorial logic [7, 8] , the state elements enable synchronous computing elements. The concept of the SSE can be readily expanded to build all spin flip flops (edge triggered spin state elements), all spin multiplexing and de-multiplexing elements, all spin encoder and decoder circuits for spin computing elements. Supported by recent integration advances [30] , all spin state elements and state machines could enable all spin computing elements that complement/augment advanced CMOS technology to enable future always connected, normally off, instantly on computers.
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